This paper presents a comprehensive investigation on the self-sustained oscillation of silicon carbide (SiC) MOSFETs. At first, based on the double pulse switching test, it is identified that the self-sustained oscillation of SiC MOSFETs can be triggered by two distinct test conditions. To investigate the oscillatory criteria of the two types of self-sustained oscillation, a small-signal ac model is introduced to obtain the transfer function of the oscillatory system. The instability of the oscillation is thereby determined by the two conjugate pole pairs of the transfer function. By analyzing the damping ratios of the two pole pairs, the parametric sensitivity of various circuit and device's parameters on the two types of self-sustained oscillation are obtained. The analyses reveal the oscillatory criteria of the self-sustained oscillation for SiC MOSFETs. Based on the oscillatory criteria, necessary methods are proposed to prevent the oscillation. The proposed oscillation suppression methods are validated by the experiment at the end of the paper.
Introduction
The recent development of fast switching converters require the power switches to operate at a high switching frequency. With high breakdown voltages and fast switching speeds, the silicon carbide (SiC) MOSFETs seem to be a perfect choice for high frequency converter applications [1, 2] . However, the utilization of SiC MOSFETs can also introduce some unwanted side-effects to the converter. Under certain test conditions, the self-sustained oscillation can occur in the turn-off transient of SiC MOSFETs [3, 4] . As shown in Figure 1 , during the oscillatory transient, the gate voltage rings back above the threshold voltage V th , which gives rise to the the unexpected turn-on of the MOSFET. The unexpected turn-on draws additional energy from the power supply, which compensates the energy dissipated by parasitic resistance in the test circuit. As a results, the oscillation can maintain self-sustenance during the oscillatory transient. Since the self-sustained oscillation causes severe electromagnetic interference (EMI) problems and can completely disrupt the converter operation in the worst case, great care needs to be taken to suppress this kind of oscillation. To achieve this, it is necessary to investigate the underling mechanism and oscillatory criteria of the self-sustained oscillation for SiC MOSFET. Unfortunately, only few works have been presented to study the self-sustained oscillation phenomenon [3] [4] [5] [6] [7] . In [3, 4] ; with the common source inductance L S being neglected, the papers studied the sensitivity of various circuit and device's parameters on the self-sustained oscillation of SiC MOSFETs by casting the switching circuit as the negative conductance oscillator. However, the studies have a few drawbacks. Firstly, since the voltage drop V Ls on the inductance L S can directly affect the gate voltage, the L S has a very significant impact on the turn-off oscillation. The research proposed in Reference [8] demonstrated that the V Ls can disrupt the positive feedback process of the oscillatory system and damp the turn-off oscillation. Under certain test conditions, the V Ls can also induce the unexpected turn-on of the low-side MOSFET [7, 9] and can excite the self-sustained oscillation during the turn-off transient [7] . Therefore, the inductance L S should not be neglected in the analysis. Secondly, the potential mechanisms which can lead to the occurrence of the self-sustained oscillation were not revealed in the papers. Last but not least, some circuit parameters, like the stray inductances of gate and power loop, have a very strong impact on the turn-off oscillation [8] . Unfortunately, the parametric sensitivity of these parameters on the self-sustained oscillation were not investigated in the paper. In Reference [5] , the self-sustained oscillation phenomenon of a GaN transistor in a half-bridge circuit was studied. The self-sustained oscillation was induced by the unique reverse conduction characteristics of the GaN devices. However, since the SiC MOSFETs do not have such kind of reverse conduction characteristics, the self-sustained oscillation presented in this research does not occur on the SiC MOSFETs. In Reference [6] , with the gate-drain capacitance neglected, a simplified SiC MOSFET equivalent model was utilized to derive the transfer function of the oscillatory system. Based on the transfer function, an analytical oscillatory criteria of the self-sustained oscillation was obtained. Since the gate-drain capacitance was neglected, the oscillatory criteria was not very accurate and could only provide an approximate estimation on the occurrence condition of self-sustained oscillation for SiC MOSFETs. In Reference [7] , the self-sustained oscillation induced by the the common source inductance L S was reported for CoolMOS. The research revealed the critical impact of the common source inductance L S on the self-sustained oscillation. However, the mechanism of the self-sustained oscillation was still unknown. The criteria of the oscillation was also not studied in the paper.
This paper presents a comprehensive study on the potential mechanisms and oscillatory criteria of the self-sustained oscillation for SiC MOSFETs. In Section 2, two distinct test conditions which can trigger the self-sustained oscillation are identified by the double-pulse test. The related positive feedback mechanisms which originate the oscillation are clarified based on the test results. With the common source inductance L S included, a small-signal ac model is proposed in Section 3 to obtain the transfer function of the oscillatory system. By studying the two pole pairs of the criteria transfer function, the impact of various circuit and device's parameters on the self-sustained oscillation is analyzed in Section 4. The theoretical analyses reveal the oscillatory criteria of the self-sustained oscillation. The methods to suppress the self-sustained oscillation are thereby obtained in Section 5 according to the oscillatory criteria. In Section 6, the experiment is performed to validate the proposed oscillation suppression methods.
Experimental Identification
The double pulse test is utilized to identify the characteristics of the self-sustained oscillation on the 1200V/25A SiC MOSFET with part number LSIC1MO120E0080. A SiC Schottky diode with part number C3D10170H is utilized as the freewheel diode. Figure 2 shows the schematic circuit for the double pulse test. In the circuit, the load inductor L 0 = 350 µH is utilized to maintain a nearly constant current throughout the switching cycle. A function generator is controlled by the computer to send pulse signal to the gate driver, which generates the gate voltage V gg to drive the low-side transistor T 1 . V DC is the high voltage power supply, which is connected to a capacitor bank C DC . R G is the total gate resistance, which is the sum of internal and external gate resistances. L S is the common source inductance. L G is the gate loop inductance. L C is the power loop inductance. The test results show that the self-sustained oscillation can be excited under two different test conditions depending on the common source inductance L S . The two types of oscillation are driven by two distinct mechanisms, which are presented as follows.
The Type I Self-Sustained Oscillation
With the node T connected to node P 1 , the type I oscillation can be triggered when an air-core coil with an inductance in tens of nanohenries is utilized as L S , as shown in Figure 2 . The type I oscillation waveforms of the I D and V DS are presented in Figure 3 .
To investigate the oscillation mechanism, one oscillation cycle of V GS , V Ls , and I D is divided into phases A and B, as shown in Figure 4 . During the oscillatory transient, the voltage V Ls on the inductance L S has the same phase as the V GS , as shown in Figure 4 . This demonstrates that the V Ls acts as the ac voltage source to drive the gate-source voltage V GS . When the V GS surpasses the threshold voltage V th in the beginning of phase A, the MOSFET T 1 turns on, which give rise to the electron current injection in the drift region. At this time, the depletion region shrinks. Due to the displacement current induced by the discharging of the drain-source depletion capacitance, the I D still increases reversely in the initiation of this phase. However, since the electron current counteracts the displacement current, the dI D /dt starts to increase and transfers its polarity from negative to positive in the end. With the positive dI D /dt, a negative V Ls is generated, which drives the V GS to drop. When the V GS rings down below the V th in the initiation of phase B, the T 1 turns off. Accordingly, the depletion region starts to expand. Due to the displacement current generated by the charging of drain-source depletion capacitance, I D still increases. However, with the great reduction of the MOS electron current, the dI D /dt starts to decline and eventually transfers back into a negative value. Accordingly, a positive V Ls is obtained, which drives the V GS to increase. When the V GS achieves V th at the end of the phase, phase A starts again. As a result, the two phases occur alternatively and the self-sustained oscillation is generated. It should be noted that an underling positive feedback mechanism is included in the oscillation process presented above. During the oscillatory transient, the oscillation of I D generates the ac voltage V Ls . V Ls drives the MOSFET T 1 turn-ons and -offs, which in return supports the oscillation of I D . This gives rise to the positive feedback process, which excites the type I oscillation. This common source inductance-induced oscillation phenomenon has been reported previously in Reference [7] for the CoolMOS.
Type II Self-Sustained Oscillation
When the node T is connected to node P 2 (the end of the source lead), the common source inductance is minimized. In this scenario, the type II self-sustained oscillation can be triggered, as shown in the Figure 5 . To investigate the mechanism of the type II oscillation, one oscillation cycle is divided into phases A and B, as shown in Figure 6 . In phase A, the V GS drops down below the threshold voltage V th , MOSFET T 1 turns off. At this time, the drift layer is depleted, which gives rise to a very small gate-drain capacitance C GD . Since the high impedance of C GD isolates the gate loop from being affected by the power loop resonance, V GS and I G oscillate due to the resonance of gate loop RLC circuit. When V GS rings back above the V th , phase B starts. In this phase, the MOSFET turns on. The shrinking of the depletion region gives rise to the great increase of the C GD . With a much larger C GD , the power loop resonance can disturb the gate loop resonance. As shown in Figure 6 , the gate current I G increases abruptly a short time after the initiation of phase B and quickly becomes in phase with the drain current I D . This demonstrates that a portion of the drain current I D serves as a feedback current flows though the gate drive circuit, as shown Figure 7 . This current feedback action induces the abrupt increase of I G . With a high dI G /dt, a positive voltage V Lg is generated on the L G , as shown Figure 7 . The positive V Lg can drive the gate voltage V GS , which in turn supports the drain current I D . As a result, a positive feedback process is generated. The type II oscillation thereby occurs. The self-sustained oscillation studied in Reference [3, 4] is a type II oscillation. 
The Impact of dI D /dt on Self-Sustained Oscillation
Traditionally, the turn-off oscillation is supposed to be triggered by the high dI D /dt [8, 10] . In this test, it is found that dI D /dt does not have a significant influence on the two types of self-sustained oscillation. As shown in Figure 8 , the self-sustained oscillation can be excited when the load current I L reduces from 10 A to 1.5 A. In fact, since dI D /dt does not have a significant impact on the positive feedback mechanisms which trigger the two types of self-sustained oscillation, the occurrence of self-sustained oscillation do not rely on the high dI D /dt. 
The Small-Signal Ac Model
The instability of the self-sustained oscillation can be studied by the small-signal ac model [3] [4] [5] . To obtain the model, the test circuit presented in Figure 2 is transferred to the equivalent small-signal circuit shown in Figure 9a . In the circuit, the capacitor C DC and voltage supply V DC are short circuited. The diode D 2 is replaced as the diode junction capacitance C D2 . The transistor T 1 is replaced by its equivalent small-signal model. In the model, C GD , C DS , and C GS are the gate-drain, drain-source, and gate-source capacitances, respectively. R C is the stray resistance of power loop. i D = g m · v GS is a small-signal MOS current. v GS is the small-signal gate-source voltage. g m is the transconductance of the power MOSFET. In order to simplify the equivalent circuit, the star connection at the node B is transformed to delta connection with the following equations:
As a result, the initial small-signal model presented in Figure 9b can be obtained. In the model, Z GD = 1/sC GD , Z GS = 1/sC GS and Z DS = 1/sC DS . After further simplification, the final small-signal model can be drawn, as shown in Figure 9c . In the model,
During the oscillatory transient, the small-signal model can be considered as single-input single-output feedback system [5, 11] . Figure 10 shows the block diagram of the feedback system. The i D (s) and v GS (s) are the Laplace transform of the i D (t) and v GS (t), respectively. v ggd (s) is the Laplace transform of the pulse form small-signal disturbance voltage v ggd (t), which is introduced by the gate drive voltage. It should be noticed that the gate drive voltage is constant when the gate drive switches off. Therefore, the small-signal v ggd (t) becomes zero after the initial voltage disturbance.
The instability of the oscillation is thereby determined by the feedback system, not the input signal v ggd (t). The open-loop gain G(s) of the feedback system is as follows: The feedback factor H(s) can be calculated by the small-signal model presented in Figure 9c :
The closed-loop transfer function T(s) of the feedback system thereby can be obtained:
where the coefficients a i and b i (i = 0,1,2,3,4) are presented in the Appendix A. It should be noted that the dc operating point utilized for the small-signal model is included implicitly in Equation (4). In the model, the capacitances C GD and C DS are the functions of the drain-source voltage V DS . The capacitance C D2 is the function of diode voltage V D2 . The transconductance g m is the function of gate-source voltage V GS . During the turn-off transient, the central tendency of the V DS oscillation is the voltage supply V DC . The capacitances C GD and C DS are thereby linearized at V DS = V DC . During the oscillatory transient, the freewheel diode D 2 is forward biased when the MOSFET T 1 turns off. When the T 1 turns on, the diode D 2 has to support the reverse voltage. Therefore, the diode voltage V D2 oscillates around the zero volts, as shown in Figure 11 . The C D2 is thereby linearized at V D2 = 0 V. Following the approach presented in Reference [3, 11] , the transconductance g m is linearized at V GS = V th . Figure 11 . The waveforms of V D2 (Polarities defined in Figure 2 ).
The Analysis of Parametric Sensitivity on the Oscillatory Instability
The stability of the oscillation can be studied by the poles of the closed-loop transfer function T(s). According to the well-known Routh-Hurwitz stability criterion, the oscillation is instable when the system has a conjugate pole pair at the right half of the s-plane [12] . In this case, the transfer function T(s) has two complex conjugate pole pairs. The loci of the two pole pairs p 1 and p 2 when the common source inductance L S varies from 0 nH to 40 nH are presented Figure 12 . The specific parameters utilized in the analysis are presented in Table 1 .
Real Axis As shown in Figure 12 , when L S becomes larger, the pole pair p 1 moves toward the right and reaches the right half of the s-plane when L S is larger than 10 nH. Since the type I self-sustained oscillation is induced by the large L S , the occurrence of the type I oscillation is thereby determined by p 1 . The pole pair p 2 , on the other hand, moves toward the opposite direction as p 1 and lies on the right half of the s-plane when L S is eliminated. This shows that pole pair p 2 dictates the occurrence of type II oscillation. The parametric sensitivity of the two types of self-sustained oscillation can be studied by the two pole pairs. Table 1 . Parameters for the theocratical study.
Parameter
Value Parameter Value
In this section, the instability of the oscillation is described by the damping ratio ζ = σ/(σ 2 + ω 2 ), where −σ and ω are the real and imaginary parts of the poles. When ζ < 0, the oscillation is instable and the smaller the ζ is, the faster the oscillation amplitude increases. When ζ > 0, the oscillation is stable. With a larger ζ, the oscillation will return to equilibrium faster. ζ = 0 indicates a constant-amplitude oscillation.
The Parametric Sensitivity of the Type I Oscillation
In this subsection, the damping ratio ζ 1 of pole pair p 1 is calculated to study the oscillatory criteria and the parametric sensitivity of the type I oscillation. The portion has ζ 1 < 0 as the instable region which is susceptible to the self-sustained oscillation. The parameters in Table 1 are utilized to calculate ζ 1 with R G = 4 Ω, and L S varies from 20 to 100 nH. It should be noted that C GD and C DS also vary when the supply voltage V DC changes. The V DS − C DS and V DS − C GD curves are extracted from the device's datasheet.
According to the oscillation mechanism presented in Section 2, the type I oscillation is driven by a common source inductance L S . With a larger L S , a higher oscillation amplitude can be obtained on V Ls to excite the gate voltage oscillation. As a result, the positive feedback process is enhanced and the oscillatory system becomes more instable. Figure 12a has already demonstrated that the type I oscillation is driven by the L S . This can also be validated by the damping ratio ζ 1 . As shown in Figure 13 , the ζ 1 decreases significantly with the increase of L S .
The impact of the V DS on the damping ratio is presented in Figure 13a . With the increase of the V DS , the damping ratio ζ 1 has a short-term initial reduction and then approximately remains constant when V DS is larger than about 150 V. The initial reduction of ζ 1 is due to the decrease of the capacitance C GD and C DS , as shown in Figure 13b ,c. When C DS reduces to about 150 pF (approximately corresponding to 150 V of V DS ), ζ 1 starts to increase with the reduction of C DS , as shown in Figure 13c . Since it counteract the damping ratio decrease induced by a reduction of C GD , ζ 1 approximately remains constant with the increase of the V DS when V DS > 150 V.
As shown in Figure 13d , the gate resistance R G has a significant damping effect on type I oscillations. Few ohms of R G can completely suppress the oscillation. Since R G can damp the gate loop resonant and break down the feedback process, the damping effect is obvious. Figure 13e shows the impact of power loop parasitic inductances L C on the type I oscillation. When L C has a small value, the common source inductance L S greatly loses its driving force and has no significant impact on the damping ratio. At this time, the ζ 1 greatly decreases with the increase in L C . When L C becomes large enough, L S regains its driving force and becomes the dominant factor in determining the damping ratio ζ 1 . At this time, the ζ 1 only increases slowly with the raise of the L C . The impact of L S greatly depends on the value of L C . In order to reduce the driving force of the L S , L C should be as small as possible. The gate inductance L G , on the other hand, has a much subtler influence on the damping ratio. As shown in Figure 13f , with the raise of L G , the ζ 1 only slightly decreases at first and then undertakes a slow rising in the end. L G is an insignificant factor for type I oscillations. 
The Parametric Sensitivity of the Type II Oscillation
In this subsection, the damping ratio ζ 2 of pole pair p 2 is calculated to identify the oscillatory criteria and parametric sensitivity of a type II oscillation. The parameter set presented in Table 1 is utilized with L S = 0 nH, and L G varies from 10 to 100 nH. Figure 14 shows the influenced of L G on the damping ratio ζ 2 . With the raise of L G , the damping ratio ζ 2 decreases at first and then quickly increases to a large positive value at the boundary of the instable region. This phenomenon can be explained by the type II oscillation mechanism presented in Section 2: A slight increase in L G can generate a higher voltage V Lg to drive the gate voltage. This enhances the positive feedback process, and the oscillatory system becomes more instable. However, if L G is too large, its high impedance can also hinder the drain current feedback process. The oscillation is thereby greatly suppressed. Figure 14a presents the impact of V DS on the ζ 2 . As shown in Figure 14a , with the increase in V DS , the instable region is greatly compressed. When V DS is large enough, the instable region totally vanishes. In the instable region, the minimum damping ratio ζ 2 and the L G which achieves the minimum ζ 2 decrease with the increase of V DS . This phenomenon is due to the variation of the parasitic capacitances. As shown in Figure 14b ,c, with the reduction of C GD and C DS , the similar variation tendency of ζ 2 is evident.
The influence of the inductance L C on the damping ratio ζ 2 is presented in Figure 14d . When the L C has a small value, the oscillation is completely suppressed. ζ 2 decreases with the raise of L G . When L C becomes enough large, the instable region starts to form and greatly expands with the increase of L C . The minimum value of ζ 2 in the instable region decreases with the increase of L C . In the vicinity of lower boundary of the instable region, the damping ratio ζ 2 slightly rises with the increase of L C . Therefore, to minimize the instable region, the L C should be as small as possible. The inductance L S shows a very strong damping effect on the oscillation system. As shown in Figure 14e , with few nanohenries of L S , a very large damping ratio can be achieved. At this time, the phase of the voltage V Ls across L S is opposite the gate-source voltage V GS [8, 13] . This provide negative feedback to the oscillatory system [8] , which significantly dampens the turn-off oscillation [14] . The impact of gate loop resistance on the damping ratio ζ 2 is shown in Figure 14f . The resistance R G shows a significant damping effect on a type II oscillation. Since the resistance R G dampens the gate loop resonate, the damping effect is reasonable. 
Oscillation Prevention
Based on the analyses presented in the previous section, the methods which can prevent a type I oscillation are summarized as follows:
(1) Reducing the inductance L S : Since voltage V Ls on the L S is the major driving force of type I oscillations, the reduction of L S can greatly reduce V Ls and suppress type I oscillations.
(2) Reducing the inductance L C : As shown in Figure 13e , the damping ratio ζ 1 significantly increases with the reduction of L C . L S can greatly lose its driving force when L C is small enough. Therefore, the reduction of L C is a very effective way to suppress type I oscillations. (3) Increasing the gate resistance R G : As shown in the Figure 13d , the damping ratio ζ 1 greatly increases with the raise of R G . Increasing R G is an obvious choice to avoid the self-sustained oscillation.
To suppress type II oscillations, the necessary measures which should be adopted are summarised as follows:
(1) Reducing the inductance L C : With the reduction of L C , the instable region significantly compresses, as shown in Figure 14d . When L C is small enough, the type II oscillation can be eliminated. (2) Optimizing the gate inductance L G : The gate inductance L G has a great impact on type II oscillations. Many researches on the gate driver design claim that the gate driver should be very close to the MOSFET to avoid oscillations induced by the large L G [15, 16] . Reducing L G is supposed to be the primary way to suppress the switching oscillation [8] . However, in this study, the analyses presented in Figure 14a ,d reveal that the reduction of L G does not necessarily suppress type II oscillations. Its influence greatly depends on the operating condition, which is determined by parameters like V DS and L C . Therefore, to suppress a type II oscillation, the value L G should be carefully chosen based on the operating condition. (3) Increasing the gate resistance R G : As shown in Figure 14f , the gate resistance has a very strong damping effect on the type II oscillation. Few ohms of R G are able to completely suppress the oscillation. (4) Increasing the supply voltage V DC : Since the V DS oscillation is biased by the supply voltage V DC , the increase of V DC can elevate the central tendency of the V DS oscillation. As shown Figure 14a , with a high V DS , a type II oscillation can be suppressed.
It should be noted that increasing L S can also greatly suppress a type II oscillation. However, a large L S will significantly slow down the switching speed [8] , which induces higher switching losses [17] . Moreover, a type I oscillation can also be triggered by the large L S . Therefore, increasing L S is not a very good option for oscillation suppression.
Experimental Validation

Experiment Setup
The double pulse switching test is performed to verify the oscillation suppression methods presented in the previous section. In the test, to ensure the safety of the gate driver and the DUT, the load current is 1.5 A. This is a reasonable setup, since Figure 8 has already demonstrated that the load current does not have a significant impact on the occurrence of self-sustained oscillation. The supply voltage V DC is 50 V, which also varies from 50 V to 300 V to validate the influence of V DS on a type II oscillation. Figure 15 shows the test platform and the schematic circuit for the test. In the test circuit, setups I and II are utilized to trigger the two type oscillation and various air-core coils are utilized to change the inductance of L C , L G , and L S . As shown in Figure 15b , L CT1 and L CT2 are the stray inductances of the double-pulse tester for setup sI and II, respectively. The inductances of L CT1 and L CT2 can be extracted by dI D /dt following the method presented in Reference [18] . L CE and L E are the external air-core coils utilized in the power and gate loops. Their inductances are extracted by the method presented in Reference [19] . The power loop inductance L C = L CT1(2) + L CE . L SP and L GP are the source and gate package stray inductances. L GD is the parasitic inductance of the gate drive circuit. The inductances of L SP , L GP , and L GD are extracted by the Q3D extractor. The power loop parasitic resistance R C is directly measured in the circuit. The parameters of the SiC MOSFET and schottky diode are extracted from the datasheet based on the dc operating point. All the parameters utilized in this validation are summarized in Table 2 . 
The schematic circuit. Figure 15 . The test platform and the schematic circuit with air-core coils.
Experiment Results
Type I Oscillation
In order to obtain a large L S to trigger a type I oscillation, node T is connected to node P 1 , as shown the setup I in Figure 15b . In this scenario, L G = L GD + L GP = 15 nH and L S = L SP + L E . Table 3 shows the number of oscillation cycles N C and the damping ratio ζ 1 with various R G and L S for the type I oscillation. Figures 16 and 17 present the corresponding experimental waveforms. The self-sustained oscillation cycles is marked as "inf" in Table 3 . Table 3 . A comparison between the ζ 1 and number of oscillation cycles N C (bold) with various R G and L S with L C = 410 nH. (8) −0.035 (9) −0.049 (11) −0.057(inf) −0.063 (inf) 3.6 Ω 0.030 (6) −0.005 (7) −0.023 (8) −0.037 (9) −0.046 (10) −0.053 (inf) 5 Ω 0.033 (6) 0.014 (6) −0.001 (6) −0.014 (6) −0.023 (7) −0.031 (7) As in Figure 16 , with R G = 3.6 Ω, the number of oscillation cycles N C increases when L S becomes larger and the self-sustained oscillation is excited when L S = 97 nH. This shows that a type I oscillation is driven by L S . The driving force of L S is captured by the calculated damping ratios, since ζ 1 decreases in accordance with the increase of N C , as shown in Table 3 . However, since the self-sustained oscillation occurs when ζ 1 ≤ −0.053, the ζ 1 underestimates the damping effect of the oscillation. Figure 17 presents the damping effect of R G on a type I oscillation. N C decreases significantly when R G becomes larger. With the reduction of N C , ζ 1 increases accordingly, as shown in Table 3 . The damping effect of R G on a type I oscillation is also captured by the damping ratio ζ 1 . Table 4 presents the N C and ζ 1 of a type I oscillation with various L C and L S . The corresponding drain current oscillation waveforms are presented in Figure 18 . As shown in Table 4 , the instable region expands significantly with the increase of L C . When the L C = 150 nH, L S does not have a very significant impact on the oscillation. The oscillation is suppressed to the nature dampened ring-down, as shown in Figure 18a . When L C goes up to 260 nH, the L S starts to drive the oscillation, and a self-sustained oscillation appears when L S = 67 nH, as shown in Figure 18b . The instable region is further expanded when L C = 320 nH, as shown in Table 4 . When L C increases to 410 nH, the instable region stops to expand. The oscillation is dampened when L S ≤ 41 nH. As shown in Figure 18c ,d, with L S = 41 nH, the N C decreases when L C increases from 320 nH to 410 nH. As shown in Table 4 , the variation of ζ 1 shows the same trend as that of the N C . The impact of L C on the oscillation is captured by the calculated ζ 1 . (6) −0.033 (6) −0.035 (7) −0.037 (7) −0.038 (8) −0.039 (8) 260 nH −0.028 (9) −0.046 (10) −0.053 (12) −0.058 (inf) −0.061 (inf) −0.063 (inf) 320 nH −0.021 (9) −0.048 (15) 
Type II Oscillation
To excite the type II oscillation, the inductance L S should be eliminated. To achieve this, node T is connected to node P 2 in setup II, as shown in Figure 15b . In this case, L G = L GD + L GP + L SP + L E , L S = 0 nH. Table 5 shows the oscillation cycles N C and calculated damping ratio ζ 2 of the type II oscillation with various L C and L G . The corresponding drain current oscillation waveforms are presented in Figures 19 and 20 . Figure 19 shows the influence of L G on a type II oscillation when L C = 650 nH. With the increase of L G , N C increases at first, and the self-sustained oscillation occurs when L G = 41 nH. The self-sustained oscillation suddenly transfers into a natural damped ring-down when L G increases from 68 nH to 82 nH, as shown in Figure 19c As shown in Table 5 , the instable region expands significantly with the increase in L C . When L C = 200 nH, the L G does not have a significant impact on the oscillation. The oscillation is suppressed to a ring-down, as shown in Figure 20a . When L C increases to 310 nH, the self-sustained oscillation occurs when L G = 22 nH, as shown in Figure 20b . When the L C further increases to 460 nH, the instable region expands, and the self-sustained oscillation can be excited when L G = 41 nH, as shown in Figure 20c . The instable region further expands when L C increases to 530 nH and 650 nH, as shown in Table 5 . However, on the lower boundary of the instable region (L G = 22 nH), the oscillation is dampened when the L C increases from 530 nH to 650 nH, as shown in Figures 19a  and 20d . This damping effect is slightly underestimated by the calculated ζ 2 , since ζ 2 only increases from −0.006 to −0.005, as shown in Table 5 . Despite this discrepancy, the ζ 2 is in good accordance with the test results. Table 6 shows the N C and ζ 2 with various L G and V DC . The corresponding drain current oscillation waveforms are presented in Figure 21 . As shown in Table 6 , the instable region greatly shrinks with the increase of the V DC . As shown in Figures 20c and 21 , with L G = 41 nH, the self-sustained oscillation is suppressed to a nature damped ring-down when V DC increases from 50 V to 100 V. The self-sustained oscillation can only occurs at L G = 22 nH when V DC reaches 100 V and 200 V, as shown in Figure 20b ,c. When V DC further increases to 300V, the self-sustained is completely suppressed, as shown in Figure 21d . The experimental data agree with the calculated ζ 2 , as shown in Table 6 . Table 7 shows the N C and ζ 2 with various L G and R G . The corresponding drain current oscillation waveforms are presented in Figure 22 . As shown in Table 7 , the instable region is greatly compressed with the increase of R G . With L G = 22 nH, the self-sustained oscillation is damped into ring-down when R G increases form 1.5 Ω to 2 Ω, as shown in Figure 22a . The oscillation cycles N C further reduces when R G increases to 3 Ω, as shown in Figure 22b . As shown in Table 7 , the calculated ζ 2 at L G = 22 nH and R G = 2 Ω underestimate the damping effect of the oscillation. Despite the underestimation, the other damping ratios agree with the test results. (5) 2 Ω −0.001 (11) 0.002 (7) 0.033 (8) 0.123 (4) 0.127 (4) 3 Ω 0.007 (6) 0.014 (6) 0.034 (7) 0.234 (7) 0.212 (5) The test results presented in Tables 3-7 validate the effectiveness of the proposed oscillation suppression methods. However, it can be noted that the calculated damping ratios ζ 1 and ζ 2 in Tables 3-7 underestimate the damping effect of the oscillation. During the oscillatory transient, the turn-on of MOSFET T 1 gives rise to the additional carrier injection in the drift region. The injected carrier will dampen the depletion formation in the drift region during the next turn-off process of T 1 . As a result, the injected carrier acts as a damper during the oscillatory transient. This damping effect gives rise the underestimation of the damping ratios. Additionally, in this study, the nonlinearity of the parameters C GD , C DS , and C D2 are not considered in the model. The circuit and device's parameters are only approximately extracted. These factors can also give rise to the discrepancy between the predicted damping ratios and experimental data.
All in all, due to the reasons presented above, the calculated damping ratios have some errors. However, the proposed analytical treatment is still able to make reasonable predictions on the instable region which is susceptible to a self-stained oscillation. The influences of the circuit and device's parameters on the self-sustained oscillation can also be analyzed by the proposed model. These analyses can provide effective guidelines to suppress the oscillation. 
Conclusions
This paper has presented an analysis of self-sustained oscillations of the SiC MOSFETs. Based on the double pulse test, two distinct mechanisms which can excite the self-sustained oscillation are identified. By analyzing the parametric sensitivity of the oscillatory system, the influences of the circuit and deice's parameters on the self-sustained oscillation are revealed. The analyses clarify the criteria to avoid a self-sustained oscillation. A type I oscillation can be suppressed by reducing the common source inductance L S and power loop inductance L C or by increasing the gate resistance R G . A type II oscillation can be eliminated by increasing the supply voltage V DC and gate resistance R G or by reducing the power loop inductance L C . L G should also be carefully chosen to avoid a type II oscillation. In the end, the proposed oscillation suppression methods has been validated by the experiment.
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Appendix A
The coefficient a i and b i (i = 0,1,2,3,4) in (4) are as follows: a 4 = C D2 (C DS C GD + C DS C GS + C GD C GS )(L C L G + L C L S + L G L S ) a 3 = C D2 (L C R G + L G R C + L S R C + L S R G )(C DS C GD + C DS C GS + C GD C GS ) a 2 = (L G + L S )(C DS C GD + C DS C GS + C D2 C GS + C GD C GS ) + C DS C D2 (L C + L S ) +C D2 C GD (L C + L G ) + C D2 R C R G (C DS C GD + C DS C GS + C GD C GS ) a 1 = C D2 R C (C DS + C GD ) + R G C GD (C DS + C D2 ) + R G C GS (C DS + C D2 + C GD ) a 0 = C DS + C D2 + C GD b 4 = a 4 b 3 = a 3 + g m C D2 C GD (L C L G + L C L S + L G L S ) b 2 = a 2 + g m C D2 C GD (L C R G + L G R C + L S R C + L S R G ) b 1 = a 1 + g m (C GD L G + C D2 L S + C GD L S + C D2 C GD R C R G ) b 0 = a 0 + g m C GD R G (A1)
